Profile

Cover photo
Cadence Design Systems
829 followers|473,246 views
AboutPostsPhotosYouTube

Stream

Cadence Design Systems

Shared publicly  - 
 
BGA Ball Map Creation - IC Packaging and SiP - Cadence Blogs - Cadence Community - http://bit.ly/1eDQOg7 #CDNS #Allegro
Are you responsible for the creation and management of a BGA ball map or a die bump map of a packaged chip design? How much time do you spend creating these maps? How do these maps drive physical implementation in your design? It's common for most companies to use spreadsheets to create the ball ...
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
Cyberon Optimizes CSpotter Voice Recognition Software for Cadence Tensilica Fusion and HiFi DSPs - http://bit.ly/1eDOl5s #CDNS #Tensilica
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
How Ethernet Standards Are Born - Design IP and Verification IP - Cadence Blogs - http://bit.ly/1Job8gY
I attend IEEE 802.3 Ethernet standards meetings and blog about them from time to time. (For past blog posts, see the list at the bottom of this post). The most recent 802.3 meeting was held in Pittsburgh and has just finished. Pittsburgh is very interesting with fine buildings and nice parks.
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
Semiconductor Engineering .:. How Much Security Is Enough? - http://bit.ly/1IF5Caz #CDNS #IoT
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
In the inaugural post of her brand-new blog, writer Christine Young interviews recently retired, long-time technology writer Richard Goering. Read Goering's thoughts on Moore's Law, industry personalities, DAC, and much more.
Check it out: http://bit.ly/1NLRf4k #EDA #CDNS #DAC2015 #MooresLaw
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
Multi-Language Verification Environment (#2)-Passing Items on TLM Ports,using UVM ML -Cadence Blogs - http://bit.ly/1JkU63y #CDNS #IEEE1647
In the previous blog post, we created a simple multi-language verification environment, running UVCs implemented in SystemVerilog and in e. The architecture of the environment is as pictured here: We will now add to this environment a system-level checker, implemented in SystemVerilog.
1
Add a comment...
In their circles
18 people
Have them in circles
829 people
Mujidat Salau's profile photo
Piyush Dubey's profile photo
varshini venkatesh's profile photo
pao jianghu's profile photo
Divya Jain's profile photo
MANSI MASRANI's profile photo
Meras P. Rashid's profile photo
Muhammad Fiaz's profile photo
Dileep Kumar's profile photo

Cadence Design Systems

Shared publicly  - 
 
Call for Papers for MemCon Closes This Friday - Design IP and Verification IP - Cadence Blogs - http://bit.ly/1eDR7HF #CDNA #MemCon
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
DAC 2015: Cadence Vision-Design Presentation Wins Best Paper Honors - The Fuller View - Cadence Blogs -
http://bit.ly/1FQ2pQj #52DAC #CDNS
SAN FRANCISCO—A team from Cadence's IP Group walked away from the 52nd Design Automation Conference with a big feather in its cap: A best-paper presentation award. DAC IP Track Chairman Mac McNamara, now CEO at Adapt IP, announced the award just before the closing keynote presentation.
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
Designing a Google Ara Module and Worrying About MIPI UniPro? - Design IP and Verification IP - Cadence Blogs - http://bit.ly/1FXK8jV #CDNS
So you've looked at Google project ARA and you have the most brilliant idea for a module that would be the hardware answer to Angry Birds, you take the next step and download the Module Developers Kits (MDK), and then you realize that the platform is based on MIPI UniPro Switch.
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
How you can efficiently design and electrically validate a DDR4 interface? Join Cadence & Tektronix @ 10AM PST/1PM EST on Thursday, July 16 for a live webinar with our memory and SI and power analysis experts. Register today. http://bit.ly/1fK0Woo #CDNS
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
In the inaugural post of her brand-new blog, writer Christine Young interviews recently retired, long-time technology writer Richard Goering. Read Goering's thoughts on Moore's Law, industry personalities, DAC, and much more.
Check it out: http://bit.ly/1RMz3bh #EDA #CDNS #DAC2015 #MooresLaw
1
Add a comment...

Cadence Design Systems

Shared publicly  - 
 
How you manage conflicts between power, PPA goals and TAT demands? Watch this EE Journal Chalk Talk webcast
http://bit.ly/1GxNlqH #CDNS
1
Add a comment...
Story
Tagline
Leading global EDA company
Introduction
To keep pace with market demand for more performance and functionality in today’s mobile phones, digital cameras, computers, automotive systems and other electronics products, manufacturers pack billions of transistors onto a single chip. This massive integration parallels the shift to ever-smaller process geometries, where the chip’s transistors and other physical features can be smaller than the wavelength of light used to print them.

Designing and manufacturing semiconductor devices with such phenomenal scale, complexity and technological challenges would not be possible without electronic design automation (EDA). It is essential for everything from verifying that the myriad transistors do what the designer intended to dealing with physical effects on electrons traveling miles of wires with widths sometimes measuring less than 100 nanometers. 

Cadence Design Systems is a leading global EDA company. Cadence customers use our software, hardware, and services to overcome a range of technical and economic hurdles.