Profile cover photo
Profile photo
Sigasi;
72 followers -
redefine.digital.design
redefine.digital.design

72 followers
About
Posts

Post has attachment
Public

Post has attachment
Public
In case you have missed the Webinar, you can now watch the recording of the Sigasi Studio 3.5 Demo: http://ow.ly/y68L30dgFw9 #SystemVerilog

Post has attachment

Post has attachment
Public
"Hardware designers deserve better tools so they can focus on their job" - Watch the interview: http://ow.ly/k5XQ30d1dnl #SystemVerilog #VHDL
Photo

Post has attachment
Public
Join our Webinar this Tuesday to learn how to write better #VHDL and #SystemVerilog code: http://ow.ly/ay5f30cTk8h
Photo

Post has attachment
Public
Today you can still visit us at our DAC booth #1922, and we have set up two webinars for next week ... register now: http://ow.ly/nWVK30cLZVm

Post has attachment
Public
We are at DAC in Austin giving demo's at our booth #1922 http://ow.ly/i/vZ0JH http://ow.ly/i/vZ0JZ
Photo

Post has attachment
Public
We’ve made it to the 22nd shortlist of GarySmithEDA “What to see 54th DAC” ... http://ow.ly/3vZ230cIwVw ... meet with us at booth #1922

Post has attachment
Public
You can now declare all signals in a port map (and all constants in a generic map) in a single action, this was the number one feature request for our VHDL editor that we have fixed in our release of Sigasi Studio 3.5: http://ow.ly/9GqE30cC94p
Photo

Post has attachment
Public
We gave the State Machine Viewer a refreshing update in our release of Sigasi Studio 3.5. Get a trial license for Sigasi Studio XL+Doc and send us your feedback: http://ow.ly/X3DQ30cC88P #VHDL
Photo
Wait while more posts are being loaded