Profile

Cover photo
53 followers|16,576 views
AboutPostsPhotosVideos

Stream

Aldec, Inc

Shared publicly  - 
 
News: 2016-07-12 - Aldec Increases Verification Productivity with the latest release of Riviera-PRO
The new release of Riviera-PRO offers enhanced support for Metric-Driven Verification, significant performance improvements in Constrained Random Verification (CRV), as well as new debugging features designed to increase verification productivity.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2016-05-24 - Aldec @ DAC 2016: Scalable Emulation, Prototyping, IoT, ASIC Verification Spectrum and More
The Design Automation Conference (DAC) is recognized as the premier conference for design and automation of electronic systems. Close to 300 technical presentations and sessions are selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2016-05-17 - Aldec Extends Spectrum of Verification Tools for Use in Digital ASIC Designs
Covering the full digital verification flow from design and test planning through simulation, emulation, and prototyping, Aldec’s popular verification tools help designers in small and large fabless companies ensure that complex digital ASIC designs meet all functional and timing requirements before being committed to a mask set, helping to protect against the high cost of a mask respin.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2016-04-06 - Acceleration-Ready UVM
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2016-03-15 - Aldec Introduces SCE-MI Pipes-based Flow for Streaming High-volume Data and 30% Speed Increase with Latest Release of HES-DVM
New HES-DVM software package release that brings SCE-MI Pipes, emulation speed increase and automated design setup improvements.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2016-02-24 - Why I see C in SCE-MI
1
Add a comment...
Have them in circles
53 people
Md. Siddikur Rahman's profile photo
Doulos's profile photo
Rajat Mitra's profile photo
vlsi nagaraj's profile photo
Pawel Dunaevsky's profile photo
Patrick Hopper's profile photo
Agnisys, Inc.'s profile photo
IEEE Computer Society Google+'s profile photo
Алексей Максимов (NiGHT CrAWLeR)'s profile photo

Aldec, Inc

Shared publicly  - 
 
Blog: 2016-05-31 - Vegetarian Dining in Austin - DAC 2016
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2016-05-23 - To Emulate or Prototype?
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2016-05-10 - Aldec Verification Tools Implement the ASIC Verification Flow
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2016-03-16 - Aldec to Offer Complete Coverage Analysis with the Addition of Condition and Path Coverage to Active-HDL’s Powerful Coverage Database
Aldec, Inc., today announces the latest release of its mixed-language, FPGA Design & Simulation Platform, Active-HDL™ 10.3. Active-HDL, which has long supported numerous code coverage types, now delivers a complete coverage analysis package for FPGA and ASIC designers with the addition of Condition and Path Coverage to its powerful ACDB coverage database.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2016-03-09 - Aldec delivers enhanced UVM Support and New Debugging Features with the latest release of Riviera-PRO
Aldec, Inc., today announces the latest release of Riviera-PRO™ 2016.02 - Advanced Verification Platform. Riviera-PRO is a tightly integrated solution for functional verification of complex System on Chip (SoC), ASIC and FPGA designs. This new release of Riviera-PRO brings enhanced support for Universal Verification Methodology (UVM) and significant performance improvements in simulation and verification along with new debugging features added to...
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2016-02-10 - UVM. It’s Organized and Systematic.
1
Add a comment...
People
Have them in circles
53 people
Md. Siddikur Rahman's profile photo
Doulos's profile photo
Rajat Mitra's profile photo
vlsi nagaraj's profile photo
Pawel Dunaevsky's profile photo
Patrick Hopper's profile photo
Agnisys, Inc.'s profile photo
IEEE Computer Society Google+'s profile photo
Алексей Максимов (NiGHT CrAWLeR)'s profile photo
Contact Information
Contact info
Phone
(702) 990-4400
Email
Story
Tagline
Global EDA leader offering patented design verification technology.