Profile

Cover photo
54 followers|11,917 views
AboutPostsPhotosVideos

Stream

Aldec, Inc

Shared publicly  - 
 
Blog: 2015-08-25 - Developing high-reliability FPGAs for DO-254
An FPGA installed on commuter aircraft systems with DAL A criticality level has 10⁻⁹ probability of failure per flight hour. A failure of DAL A FPGA is classified as Catastrophic Failure Condition, in which a failure prevents the safe flight and landing of the aircraft resulting in fatalities of all occupants. The FAA calls this “Extremely Improbable”. The FAA further requires that “no single failure will result in a Catastrophic Failure Conditio...
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-08-10 - Aldec enhances ALINT-PRO-CDC with Advanced Violation Analysis Capabilities and an Extended Set of Dynamic Checks
Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, announces the release of ALINT-PRO-CDCTM 2015.08.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-07-30 - Aldec delivers complete Coverage Analysis for FPGA and ASIC Designers with the latest release of Riviera-PRO
Aldec, Inc., announces the latest release of its mixed-language simulator and advanced verification platform, Riviera-PRO™ 2015.06.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2015-07-14 - DO-254 Book: Airborne Electronic Hardware Design Assurance
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-07-02 - Semiconductor Engineering: UVM: What’s Stopping You? http://ow.ly/30RHWE
by Doug Amos. These days, verification of the most complex designs is performed using a standard verification methodology, probably SystemVerilog-based UVM. Many verification teams have ramped up on UVM, but others have yet to take the plunge. Why is that? And how big a “plunge” is it, anyway?
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-05-27 - Aldec HES-7 with Xilinx Virtex UltraScale Devices Enables True FPGA-based Verification http://ow.ly/2Z7Ntx
Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, is extending its leadership in FPGA-based verification.
1
Add a comment...
Have them in circles
54 people
João Martins's profile photo
Electronic Interconnect Corporation's profile photo
AEC Systems, LLC's profile photo
Agnisys, Inc.'s profile photo
JIMMY NEWTRON's profile photo
HBS Electronic's profile photo
Marc Hoh's profile photo
Christina Toole's profile photo
Altera Corporation's profile photo

Aldec, Inc

Shared publicly  - 
 
Blog: 2015-08-19 - A Winning HDL Design Strategy
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-08-10 - Aldec enhances ALINT-PRO-CDC with Advanced Violation Analysis Capabilities and an Extended Set of Dynamic Checks
Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, announces the release of ALINT-PRO-CDCTM 2015.08.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2015-07-21 - Extend Vivado Capabilities with Help From the Tcl Store
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-07-06 - Aldec to offer DAC Technical Sessions Live Online http://ow.ly/311yq1
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
Blog: 2015-06-01 - FPGAs Cross Scale Threshold to Enable True FPGA-based Verification http://ow.ly/2Zjx9B
The news is out! Aldec is adopting Xilinx® Virtex® UltraScaleTM devices in its seventh generation Hardware Emulation Solution, HES-7TM, heralding a great leap in the capability of FPGA-based verification.
1
Add a comment...

Aldec, Inc

Shared publicly  - 
 
News: 2015-05-26 - Aldec @ DAC 2015: Scalable Prototyping, UVM Simulation, Productivity Gains using Python and More http://ow.ly/2Z6VzG
Aldec, Inc. a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, once again delivers free technical sessions the Design Automation Conference (DAC), June 7-11, 2015 in San Francisco, California.
1
Add a comment...
People
Have them in circles
54 people
João Martins's profile photo
Electronic Interconnect Corporation's profile photo
AEC Systems, LLC's profile photo
Agnisys, Inc.'s profile photo
JIMMY NEWTRON's profile photo
HBS Electronic's profile photo
Marc Hoh's profile photo
Christina Toole's profile photo
Altera Corporation's profile photo
Contact Information
Contact info
Phone
(702) 990-4400
Email
Story
Tagline
Global EDA leader offering patented design verification technology.